Circuit Design and Simulation with VHDL
Autor
Volnei A. Pedroni (Utfpr - Federal Technological University Of Parana State)
A presentation of circuit synthesis and circuit simulation using VHDL (including VHDL 2008), with an emphasis on design examples and laboratory exercises.